327
Chinese startup launching RISC-V laptop for devs and engineers priced at around $300
(www.tomshardware.com)
This is a most excellent place for technology news and articles.
RISC-V is an open source chip design. As of today, it’s still worse than x86 (a CISC—“complex instruction set” design) and ARM (a proprietary RISC—“reduced instruction set” design) but if history is any indication, open source will end up overtaking them in the same way that, for instance, 98% of supercomputers today run highly customized versions of Linux.
There’s also some political connotations surrounding it because some countries don’t want high-end chip designs to be available to their perceived competitors (whether for protectionism reasons or military reasons) but it doesn’t matter.
More info for anyone who wants it:
Linux, being open, can already run on RISC-V while Windows ARM laptops are only really coming out now. Not sure if they have plans for RISC-V. Apple has long used ARM in phones and now their M chip laptops. Reduced instruction sets tend to have better battery life and (originally) worse performance so were ideal for mobile but over time, Intel/AMD (desktops/laptops) and ARM (basically all mobile chips) have borrowed ideas from each other. So, Apple’s ARM chips can be powerful and Intel/AMD chips can be power efficient if that’s the goal.
So, the main advantage of RISC-V is that there’s no royalties or, in some cases, the baggage of aging designs that need backwards compatibility. RISC-I was originally designed as a teaching tool for universities that didn’t want to pay royalties for student toy models and wasn’t really a corporate thing. RISC-V is (the fifth version as the Roman numeral V implies), got good enough to be useful in the real world. And now there’s a consortium of companies funding it and hoping to one day not have pay royalties to make chips.
So, there’s a lot of momentum behind RISC-V. It could easily be the primary architecture someday or, if nothing else, reduce the royalty rates of the other architectures.