this post was submitted on 11 Feb 2024
1331 points (97.3% liked)
linuxmemes
21189 readers
849 users here now
Hint: :q!
Sister communities:
- LemmyMemes: Memes
- LemmyShitpost: Anything and everything goes.
- RISA: Star Trek memes and shitposts
Community rules (click to expand)
1. Follow the site-wide rules
- Instance-wide TOS: https://legal.lemmy.world/tos/
- Lemmy code of conduct: https://join-lemmy.org/docs/code_of_conduct.html
2. Be civil
- Understand the difference between a joke and an insult.
- Do not harrass or attack members of the community for any reason.
- Leave remarks of "peasantry" to the PCMR community. If you dislike an OS/service/application, attack the thing you dislike, not the individuals who use it. Some people may not have a choice.
- Bigotry will not be tolerated.
- These rules are somewhat loosened when the subject is a public figure. Still, do not attack their person or incite harrassment.
3. Post Linux-related content
- Including Unix and BSD.
- Non-Linux content is acceptable as long as it makes a reference to Linux. For example, the poorly made mockery of
sudoin Windows. - No porn. Even if you watch it on a Linux machine.
4. No recent reposts
- Everybody uses Arch btw, can't quit Vim, and wants to interject for a moment. You can stop now.
Please report posts and comments that break these rules!
founded 1 year ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
To boot a normal OS sure, but anything small enough to fit in registers/cache could do without RAM. That's still some form of working memory though, so it's probably not what they meant.
You could build something RAM-less if you only need the thing to process real-time events like some signal processing with only 1 pass (also see: tons of FPGA and DSP applications)
Yes I would count cache as a type of RAM. Also I don't think the cache hierarchy would actually work without main memory as it's foundation in a lot of cases. They are designed to have memory to map to. It would also be difficult in some systems to coordinate between cores as not every system has shared cache between all cores.