this post was submitted on 28 Aug 2024
30 points (96.9% liked)
RISC-V
879 readers
3 users here now
RISC-V (pronounced "risk-five") is a license-free, modular, extensible instruction set architecture (ISA).
riscv.org
Other RISC-V communities on Lemmy
founded 3 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
Not an expert, but what I understand is that x86 has microops, and each instruction is decomposed into microops by the microcode. These microops can then be executed many at the same time by the multiple "ALUs" (not strictly speaking ALUs).
Maybe someone else can correct me or expand a bit.